in this paper, a detailed parameter extraction methodology is proposed for low-frequency noise (LFN) in single layer (SL) graphene transistors (GFETs) based on a recently established compact LFN model. Drain current and LFN of two short channel back-gated GFETs (L=300, 100 nm) were measured at lower and higher drain voltages, for a wide range of gate voltages covering the region away from charge neutrality point (CNP) up to CNP at p-type operation region. Current-voltage (IV) and LFN data were also available from a long channel SL top solution-gated (SG) GFET (L=5 μm), for both p-and n-type regions near and away CNP. At each of these regimes, the appropriate IV and LFN parameters can be accurately extracted. Regarding LFN, mobility fluctuation effect is dominant at CNP and from there the Hooge parameter αH can be extracted while the carrier number fluctuation contribution which is responsible for the well-known M-shape bias dependence of output noise divided by squared drain current, also observed in our data, makes possible the extraction of the NT parameter related to the number of traps. In the less possible case of a Λ-shape trend, NT and αH can be extracted simultaneously from the region near CNP. Away from CNP, contact resistance can have a significant contribution to LFN and from there the relevant parameter SΔR 2 is defined. The LFN parameters described above can be estimated from the low drain voltage region of operation where the effect of Velocity Saturation (VS) mechanism is negligible. VS effect results in the reduction of LFN at higher drain voltages and from there the IV parameter hΩ which represents the phonon energy and is related to VS effect can be derived both from drain current and LFN data.
I. INTRODUCTION
RAPHENE devices (GFETs) have been given considerable attention over the last years since they can achieve very high speed performance [1] - [2] which makes them an ideal candidate for future RF applications. In this kind of applications though, the effect of low-frequency noise (LFN) cannot be neglected since it can deteriorate their efficiency. More specifically, LFN can be up-converted to phase-noise and degrade the performance of voltage control [3] or ring [4] oscillators as well as terahertz detectors [5] [6] . In addition, it can reduce the sensitivity of chemical or biological sensors [7] - [9] . N. Mavredakis Because of the aforementioned effects of LFN on state of the art GFET applications, thorough research has been conducted recently [10] - [19] which has contributed to the comprehension of the main mechanisms that generate LFN in these devices. While several compact models have been established, simpler [12] - [16] or more physics-based [18] - [19] , which can be easily integrated in circuit simulators, there is no complete methodology proposed for the extraction of LFN parameters in GFETs. Procedures for the extraction of some Current-Voltage (IV) parameters such as charge neutrality point (CNP) voltage VCNP, mobility μ, residual charge ρ0 and contact resistance Rc, [17] , [20] - [21] are already there and they can be proved very helpful to the calculation of LFN parameters. The methodology for the extraction of LFN parameters proposed in this work is based on a complete chemical-potential based compact GFET model regarding CV-IV [22] - [23] , RF [24] and LFN [18] - [19] behavior. The schematics of the devices under test are illustrated in Fig. 1a, 1b where the electrostatics can be described by the equivalent capacitive circuit in Fig. 1c [18]- [19] , [22] - [24] . There Ctop and Cback are the top and back gate oxide capacitances and Cq represents the quantum capacitance where the graphene charge Qgr is stored. The voltage drop across Cq equals to the chemical potential Vc which is defined as the potential difference between the quasi-Fermi level and CNP and is equivalent to the surface potential of MOSFETs. A linear dependence is considered between Cq and Vc (Cq=k Vc) where coefficient k is defined in [22] . The LFN model proposed in [18] - [19] shows that the three main effects that generate LFN in GFETs are: carrier number fluctuation (ΔΝ), mobility fluctuation (Δμ) and contact resistance contribution (ΔR), similarly as in most semiconductor devices. ΔΝ effect which is responsible for the M-shape gate-bias dependence of output LFN divided by squared drain current (SID/ID 2 ) with a minimum at CNP [18] , is the result of trapping/detrapping mechanism near the dielectric interface of the device [25] - [27] . ΔΝ LFN models for MOSFETs in [26] , [28] - [31] propose an ~ (gm/ID) 2 dependence of SID/ID 2 which is a useful approximation but valid only under uniform channel conditions at low drain voltage regime, which has also been applied in GFETs [12] - [13] . The model proposed in [18] - [19] and used in the current study is a complete model valid in all regions of operations since it takes into account the non-homogeneity of the device channel at higher drain voltage conditions [18] , [32] - [33] . ΔΝ effect can also provide a Λ-shape in case of a small ρ0 value [18] . In fact, for GFETs on h-BN substrates [16] , ρ0 value becomes very low and as a result not only LFN is reduced but also M-shape is eliminated since the higher the ρ0 the more intense the M-shape dependence of LFN [18] . A direct comparison of our LFN model with data from [16] is shown in [18, figure 5b] with precise results. Moreover, number of traps and consequently LFN is shown to be reduced after electron-beam irradiation of GFETs in [15] where a simple ΔN LFN model is also used which is incapable of capturing the LFN data. The specific model only accounts for the ~1/Qgr 2 dependence of LFN and neglects the δQgr/δQtr ratio which is really significant [18, equations 1, 3-4] , [26] and thus it is reliable only away CNP while our proposed LFN model [18] - [19] is valid in all regions of operation. Δμ effect is caused by the fluctuations of the bulk mobility and is empirically characterized by Hooge formula [34] . Regarding its gate-bias dependence, SID/ID 2 Δμ LFN always gives a Λshape with a maximum at CNP [18] . Δμ LFN or volume noise dominates when the number of graphene layers is high while the lower the number of the layers the higher is the contribution of ΔN LFN or surface noise [14] . In this work as well as in [18] - [19] , single-layer (SL) GFETs are studied and thus, ΔN LFN prevails but Δμ LFN also plays a role near CNP. Increased Rc values especially at short channel GFETs, can contribute importantly to LFN away from CNP while short channel effects like Velocity Saturation (VS) reduce LFN in GFETs mainly at high electric fields [19] . The proposed parameter extraction methodology in this work is firstly applied to experimental data from back-gated Al203 SL GFETs (Fig. 1a) where graphene grown by CVD on a copper foil was used [35] - [38] . Drain current and LFN were measured on two short channel GFETs with W=12 μm and L= 300 nm (C300) and L= 100 nm (D100) respectively, for gate voltages (VG) from far away CNP at p-type region up to CNP and the vicinity of n-type region, at low and high drain voltage values (VDS= 60, 100, 200 mV for C300 and VDS= 30, 60, 300 mV for D100). VG sweep was not extended further to n-type regime due to asymmetry of both IV and LFN data there [19] . The method is also used at a SL top solution-gated graphene transistor (SG GFET) ( Fig. 1b) with W=40 μm and L= 5 μm [39] . IV and LFN data were measured from strong p-type to strong n-type region only at low drain voltage (VDS=40 mV). Since the latter is a long device and the VDS is low, VS related parameters cannot be extracted since they are significant only at high electric field conditions. Besides for the specific SG-GFET, Rc is quite low, as it will be shown, and hence does not affect LFN. In order to study the bias dependence of normalized SID/ID 2 LFN, its value at 1 Hz was calculated by averaging from 10 Hz to 40 Hz. For more details on fabrication and measurements procedure see [19] , [35] - [39] . The most fundamental CV-IV parameters (C=Ctop+Cback, VCNP, μ, ρ0, and Rc) should be extracted accurately since they are used in LFN equations [18] - [19] . Thus, initially a wellestablished procedure for the extraction of the above parameters was applied [17] , [20] - [21] and then the estimated values were used for the simulations of the drain current Verilog-A model [22] - [24] . S  S  I  I  I  I   I  I  I  I  D  D  D  D  N  R   S  S  S  S  S  I  I  I  I  I   I  I  I  I  I 
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Transfer characteristics for GFETs with W=12 μm and a) L=300 nm (C300) and b) L=100 nm (D100) for lower (left subplots) and higher (right subplots) available VDS values. c) Transfer characteristic for SG-GFET with W=40 μm and L=5 μm. Measurement (markers), model (lines).
where NT is the oxide volumetric trap density per unit energy (ev -1 cm -3 ) used as an LFN model parameter, K is the Boltzman constant, T is the temperature, λ=0.1 nm is the tunneling attenuation distance, Vcs,d is the chemical potential at source and drain side respectively, gvc is a normalized drain current coefficient [18] , [22] and α=2e ρ0 is a residual charge related term [18] where e is the electron charge. W is the width of the device while Leff is an effective length because of the VS effect [19] , [22] . For the later, a two-branch model is used [ 
2 where αH is the unitless Hooge model parameter. Similarly to ΔΝ case, equation (4) derives the long channel Δμ LFN while equations (5a-5b) account for its reduction due to VS mechanism [19] . The way that equations (2) (3) (4) (5) are solved depending on the signs of Vcs,d and if their absolute value is lower or higher than Vccrit can be found in [19] . Finally the ΔR LFN [32] is given by [19] :
where SΔR 2 is a model parameter (Ω 2 /Hz) and gms,d are the source and drain transconductances, respectively [19] , [23] .
III. PARAMETER EXTRACTION METHODOLOGY
The parameter extraction procedure developed in this paper is analyzed in the diagram of Fig. 3 . In steps 1 and 2 of this chart, the derivation of the CV-IV parameters that are essential for the LFN parameters' extraction is described. Firstly, interface capacitances can be calculated by CV data and in the case of SG-GFET, Ctop=C≈2.13 μF/cm 2 [39] . On the other hand for the C300, D100 Al203 devices, CV data are not available, thus aluminum oxide back gate capacitance Cback can be calculated as: Cback≈C= εAl2O3ε0/tAl2O3 where εAl2O3ε0, tAl2O3 are the relative permittivity and thickness of the Al2O3 [19] , [35] - [38] , respectively. In order to calculate the rest of IV parameters, the total resistance is estimated from drain current data as: Rtot=VDS/IDdata at the lowest VDS available (C300: VDS=60 mV, D100: VDS=30 mV and SG GFET: VDS=40 mV). Rtot is then illustrated in Fig.4a-4c for each DUT respectively. Markers represent the measurements whereas the voltage at CNP can be calculated as the value of VG at which Rtot gets maximum. VGEFF=VG-VCNP is then calculated and used as x-axis in Fig. 4 . After that, contact resistance RC can be extracted by using an extrapolation method [17] . Insets in Fig. 4a-4c illustrate RTOT vs. 1/ VGEFF far away from CNP. If this dependence is extrapolated to 1/ VGEFF=0 then a linear fit can reliably provide RC for each of the DUTs. The next step is to calculate the mobility by [17] :
where Cg≈C since μ is derived quite away from CNP:
where σ0 is the conductivity σ=L/[W(Rtot-Rc)] at CNP. Then ρ0 can be derived as [20] - [21] : 
where ntot, n are the total and net densities respectively. In the compact model [22] - [23] , parameter Δ expressing the inhomogeneity of the electrostatic potential is used which is related to ρ0 as: ρ0= Δ/( πh 2 uf) and thus, Δ can be estimated. After all the above parameters are extracted, theoretical Rtot can be calculated [20] :
with n estimated from [20] :
Solid lines in Fig.4 correspond to equation (10) and confirm the correct extraction of the IV parameters described above.
The hΩ parameter related to VS effect, can be estimated at high VDS regime for the C300, D100 GFETs as shown in right subplots of Fig. 2a, 2b. Step 3 of Fig. 3 [22] . In case of an M-shape trend of SID/ID 2 LFN which is the case in our data and in most experimental findings in bibliography [12] [13] [14] [15] [16] [17] [18] [19] , the right branch of step 3 in Fig. 3 is followed where three sub-steps are required for the extraction of LFN parameters at low VDS region. Fig. 5 depicts C300 GFET in the upper plots and D100 GFET in bottom ones where SIDf/ID 2 LFN is shown in left and center column plots, at 1 Hz, vs. VGEFF; markers represent the data and lines the model and its different contributions. Each plot in the left and center columns contains two subplots in each of which one step of the LFN parameter extraction process is illustrated. The three first subplots of C300 and D100 GFETs describe the way NT, αH and SΔR 2 parameters are extracted at low VDS while the right subplots of center column plots illustrate the case of high VDS where hΩ parameter can be extracted and compared to the value derived from IV data, as analyzed before. Regarding the SG-GFET LFN parameter extraction method, SIDf/ID 2 LFN is shown in left and center plots of Fig. 6 , at 1 Hz, vs. VGEFF similarly as C300 and D100 GFETs described above. Again, markers represent the data and lines the model and its different contributions. LFN data asymmetry at SG-GFET makes it essential to extract different LFN parameters for p-(left subplots) and n-type (right subplots) region. In more detail, initially αH parameter of Δμ LFN can be extracted by fitting equation (4) with the minimum of M-shape observed at CNP as shown in Fig.5 (left subplots of left plots) and Fig. 6 (left subplots of left and center plots) since Δμ effect is dominant there at low VDS.
Then NT parameter of ΔN LFN can be calculated by fitting equation (2) with the maximum of M-shape near CNP according to Fig.5 (right subplots of left plots) and Fig. 6 (right subplots of left and center plots). It should be mentioned that equations (3, 5) are negligible at low VDS region [19] . In the case of a Λ-shape trend of SIDf/ID 2 LFN, which is something not very usual, left branch of step 3 in Fig. 3 is followed. ΔN and Δμ models should be initially b) a) c) Fig. 5 . Drain current noise divided by squared drain current and drain current noise SIDf/ID 2 and SIDf respectively, both referred to 1 Hz, for C300 GFET in upper plots and D100 GFET in bottom plots. SIDf/ID 2 is shown at left and center column plots vs. gate voltage overdrive VGEFF, where LFN parameter extraction method is shown in analytical steps for low VDS (VDS=60 mV for C300, VDS=30 mV for D100) at first column plot and left subplot of center column plot and high VDS (VDS=200 mV for C300 and VDS=300 mV for D100) in right subplot of second column plot. SIDf is shown at right column plots vs. drain voltage VDS at left subplots and vs. ID 2 at right subplots for VGS=0.7, 0.8, and 0.9 V; for D100 device, model is also shown for VGS= 1.2 V and for VDS up to 1 V. Measurement (markers), total model [19] (solid purple lines in center column plots and solid lines in right plots), ΔΝ+Δμ sum (solid black lines in center column plots), model without VS effect [18] (solid red lines in center plots and dashed lines in right plots), different noise contributions ΔΝ, Δμ, ΔR (dashed and dotted lines respectively). Simplified ~ (gm/ID) 2 noise model is shown with blue lines for D100 device (blue dashed line in center bottom plot) for comparison reasons. Fig. 6 . Drain current noise divided by squared drain current and drain current noise SIDf/ID 2 and SIDf respectively, both referred to 1 Hz, vs. gate voltage overdrive VGEFF for SG-GFETs. SIDf/ID 2 is shown at left and center plots where LFN parameter extraction method is shown in analytical steps for low VDS (VDS=40 mV) while SIDf is shown at right column plot. Measurement (markers), total model [19] (solid black lines; solid red line in right subplot of center plot for n-type region), different noise contributions ΔΝ, Δμ (dashed and dotted lines respectively). In eq. l, ΔΝ+Δμ sum equals to total model since ΔR is negligible for SG-GFET.
tested separately to check if they fit the data. If either of them works then the relevant parameter can be extracted (αH or NT). On the contrary, if none of them work alone then both parameters contribute simultaneously and they have to be extracted carefully by trying to fit the maximum and the slope of Λ-shape near CNP. Finally, an increase of SIDf/ID 2 far away from CNP indicates the contribution of RC to LFN, and from there the SΔR 2 parameter of ΔR LFN can be estimated with equation (6) as it is shown in Fig.5 (left subplots of center plots). If the first iteration of the estimation of LFN parameters does not give good model fitting in general, then the procedure is repeated until the model is precise. As shown in [19] , VS effect reduces LFN for high VDS values and this is experimentally confirmed in Fig. 5 (right subplots of center plots) for C300, D100 GFETs, respectively. By applying the hΩ parameter value that has already been extracted from IV data, at equations (3, 5), the LFN model fits well the experiments while the LFN model without VS is also shown for comparison reasons with red solid lines. In the SG-GFET, hΩ parameter cannot be extracted since VS is negligible under low drain voltage and long channel length conditions while Rc is also too low to affect LFN. 
IV. MODEL VALIDATION
The LFN parameters extracted in Section III are used in the simulations of the Verilog-A model [18] - [19] and the results are shown in right column of Fig. 5, 6 for the GFETs available. Measured LFN SIDf at 1 Hz is depicted with markers, total model [19] with solid lines and model without VS effect with dashed lines [18] for C300 GFET in rightupper plot of Fig. 5 and D100 GFET in right-bottom plot of Fig. 5 , respectively. SIDf is shown vs. VDS in left subplots and vs. ID 2 in right subplots for VG=0.7, 0.8, 0.9 V and the evaluation of the model is very consistent. It is remarkable that SIDf follows a ~VDS 2 and a ~ID 2 dependence up to the highest measured VDS value for each device which resembles the output characteristic behaviour at linear region, which is the case for the specific operating conditions. It can be easily concluded, especially for D100 device where VS effect is more intense, that the reduction of SIDf at higher drain voltage decreases the slope of the dependences mentioned above. If VS effect is ignored, then SIDf follows VDS 2 and ID 2 lines precisely. In order to examine the VDS dependence of SIDf thoroughly and confirm the contribution of VS effect, the model is extended to higher VDS values up to 1 V for VGS=1.2 V (This gate voltage is chosen in order to remain near CNP) for the D100 GFET. As it is clear from right-bottom plot of Fig. 5 , total SIDf model starts to get saturated at higher VDS, without following ~VDS 2 and ID 2 behaviour anymore while the long-channel model, where VS effect is not included, retains this behaviour. In right plot of Fig. 6 , SIDf vs. VGEFF is shown for the SG-GFET and the model is also precise.
V. CONCLUSIONS
In conclusion, a thorough LFN parameter extraction methodology is proposed for SL GFETs. The Δμ, ΔΝ and ΔR effects that contribute to LFN are analyzed and the relevant parameters are derived from the VGEFF regions that they prevail for low VDS values. At high VDS region, the reduction of LFN due to VS effect is accurately predicted by the model and the VS related IV parameter is confirmed. The extracted parameters are applied at the recently established LFN GFET model [18] - [19] which gives excellent results when validated with experimental data from SL short-channel CVD GFETs and long channel SG-GFETs for a wide range of bias conditions. This work can be proved a very reliable tool for RF graphene circuits' design where LFN is significant and thus, should be accurately predicted.
